#### Instruction-Level Parallelism and Automatic Vectorization

Antoine Trouvé アントワン トルヴェ trouve@isit.or.jp 2014/06/23

#### **Execution Time**

- Reminder: what is a thread
  - A sequence of instruction
  - Traditionally programs used to be made of one thread
  - Modern programs use threads in order to parallelize calculations
- Execution time of a multi-thread program
  - Decided by the execution time of the threads on the critical path
  - It can be reduced by raising single thread performances



## How to Raise Performances ?



## About Single-Thread Performances

- What are single-thread performances ?

   The speed at which a given computing core executes sequential instructions
- How do we calculate it ?



## Raise Single Threads Performances ① Can we Raise the Frequency ?

Single Thread Performance = IPC × freq



# Raise Single Threads Performances 1 Can we Raise theored up of the equation o



## Raising Single Threads Performances (2) Can we Raise the IPC ?

Single Thread Performance = IPC × freq

- Definition of the IPC
  - <u>Instruction Per Cycle</u>
  - The amount of calculation the core is performing per cycle for a given program
- The higher the IPC, the faster
- The IPC is calculated as follows:

 $- IPC = \frac{number of instructions executed}{number of cycles}$ 

- It can be raised by
  - Reducing the number of instructions
  - Raising the amount of work the processor can do per cycle

### Raising Single Threads Performances 2 Can we Paice the IPC ?

#### Single '

- Definition of the I
  - <u>Instruction Per C</u>
  - The amount of c given program
- The higher the IP(
- The ILP is calculat

 $-ILP = \frac{number o}{nt}$ 

It can be raised by



 $= IPC \times freq$ 

#### orming per cycle for a

- Reducing the number of instructions
- Raising the amount of work the processor can do per cycle

#### HARDWARE PEAK IPC AND ILP

IPC, ILP, ASAP

## Starting Point: the IPC

- Recap from previous slide ٠
  - Instruction Per Cycle
  - The amount of calculation the core is performing per cycle for a given program
  - The higher the IPC, the faster the program
- The IPC is calculated as follows: •

 $- IPC = \frac{number of instructions executed}{number of cycles}$ 

- For a given hardware and program, the IPC depends on ۲
  - the hardware peak IPC (IPC<sub>peak</sub>)
  - the software Instruction Level Parallelism (ILP)
  - the scheduling algorithm used by the core to execute instructions
- The maximum IPC can be defined as:



## About the Hardware Peak IPC (1/2)

- It is the <u>maximum number of instructions</u> that a computing core can execute <u>per cycle</u>
- It depends on the amount of computation units in the core
- Schematic examples (see figures below)

- Core 2: 
$$IPC_{peak} = 2$$



## About the Hardware Peak IPC (1/2)



## About the ILP (1/2)

#### • Definition of ILP

- <u>Instruction-Level-Parallelism</u>
- The maximum number of instructions that can be executed in parallel, as constrained by data dependencies
- We also use the term **Data-Level-Parallelism**
- It is a hardware independent metrics
- The higher the ILP, the more we can expect to reduce the execution time

#### • How to calculate it ?

- 1. Generate the data-flow graph of the program
- 2. Calculate its width (depends on the scheduling algorithm)



#### Data Flow Graph (DFG)

#### About the ILP (2/2) Example of ASAP Scheduling



### Execution Example (1/2) Machine with hwIPC = 2



#### Execution Example (2/2) Calculation of the IPC

*Core 1*. hwIPC = 2



*Program*. ASAP width = 3



Execution on Core 1.



## Conclusion on ILP / IPC

- The IPC determines single-thread efficiency
  - IPC = Instruction per Cycle
  - The higher the IPC, the faster
- The IPC is always lower than
  - The hardware Peak IPC
  - The software intrinsic ILP (<u>Instruction-Level</u> <u>Parallelism</u>)
- How to raise the IPC ?
  - Bad: The hardware IPC is fixed

- Good: The compiler can raise the software ILP

## **IPC AND OPTIMIZATION**

Why we need vectors

#### About the Order of Instruction (1/2)



## About the Order of Instruction (1/2)



## About the Order of Instructions (2/2)

- We can only change the order of instructions that have <u>no data dependence</u>
  - A wrong order would break the program
  - This can be checked on the DFG (see figure at right)
- But anyway, we can't expect much speedup from such technique
  - Previous slide: only 20% faster
  - In practice, real improvements are of the same order (10~20%)
- Other technique to improve IPC: use <u>vector</u> <u>instructions</u>
  - We can expect speedups up to several times
  - Example of Haswell architecture: up to 8 times





## **About Vector Instructions**

- Processors usually perform <u>scalar</u> operations
  - One operation per computation unit per cycle
  - The notions of <u>operation</u> and <u>instruction</u> are the same
  - **Example:** a = b +c
- But they can also perform <u>vector</u> operations
  - More than one identical operation per computation unit per cycle
  - Width of vectors = number of operation
  - One instruction now performs more than one operation
  - Limitation: all the operations should be the same
  - Example: a[1:8] = b[1:8] + c[1:8]

8 operations in 1 instruction ! The ILP is now 8 !

#### PROGRAM AND OPTIMIZE FOR VECTOR INSTRUCTIONS (SIMD)

#### Digression: Flynn's Taxonomy (1966)

			SISD: 3 cycles		
	Single Instruction	Multiple Instruction	t=1 a1 = b1 + c1       with one computation unit         t=2 a2 = b2 + c2       We can execute all the "+"         t=3 a3 = b3 * c3       at the same time (but not		
Single Data	<b>SISD</b> (Scalar Instructions)	<b>MISD</b> (Very Uncommon)	SIMD: 2 cycles		
			<b>t=1</b> [a1, a2] = [b1, b2] + [c1, c2] <b>t=2</b> a3 = b3 * c3		
			MIMD: 1 cycle		
Multiple Data	<b>SIMD</b> (Vector Instructions)	<b>MIMD</b> (VLIW, superscalar)	<b>t=1</b> a1 = b1 + c1; a2 = b2 + c2; a3 = b3 * c3		
			We can do everything at the same time, providing we have enough parallel computation units.		

#### Digression: Flynn's Taxonomy (1966)



#### Vector vs. Scalar (1/2) Scalar Instructions



#### Vector vs. Scalar (1/2) Scalar Instructions



### Vector vs. Scalar (1/2) Scalar Instructions



## How to Program for SIMD Instructions ? (1/3)

$$\begin{pmatrix} a_{0,0} & \cdots & a_{15,0} \\ \vdots & \ddots & \vdots \\ a_{0,15} & \cdots & a_{15,15} \end{pmatrix} = \begin{pmatrix} b_{0,0} & \cdots & b_{15,0} \\ \vdots & \ddots & \vdots \\ b_{0,15} & \cdots & b_{15,15} \end{pmatrix} + \begin{pmatrix} c_{0,0} & \cdots & c_{15,0} \\ \vdots & \ddots & \vdots \\ c_{0,15} & \cdots & c_{15,15} \end{pmatrix}$$

#### Scalar Program (C)

```
int a[16];
int b[16];
int c[16];
int i;
for (i=0;i<16;i++) {
    a[i] = b[i]+c[i]
}
```

SIMD Program (Pseudo Code)

#### Yes, but No.

We want to write that, but <u>C does</u> <u>not support</u> such syntax. (note: other languages like Fortran can)

## How to Program for SIMD Instructions ? (2/3)





## How to Program for SIMD Instructions ? (2/3)



## How to Program for SIMP Instructions ? (2/3)



Scalar Program

int a[16];
int b[16];
int c[16];
int i;
for {1=0,i
a[i] = b
}



#### processor vendor (e.

- <u>Not</u> in the C <u>standard</u> librar
- Depend on the processor: the code is <u>not</u> <u>portable</u> anymore

C<sub>15,0</sub> ′ C<sub>0,0</sub> : C<sub>15,15</sub>, *C*<sub>0,15</sub>



#### nefits

Save time for the programmer Keep the code portable (you can compile and execute the same C program in Intel and ARM processor for example)

## How to Program for SIMD Instructions ? (3/4)

$$\begin{pmatrix} a_{0,0} & \cdots & a_{15,0} \\ \vdots & \ddots & \vdots \\ a_{0,15} & \cdots & a_{15,15} \end{pmatrix} = \begin{pmatrix} b_{0,0} & \cdots & b_{15,0} \\ \vdots & \ddots & \vdots \\ b_{0,15} & \cdots & b_{15,15} \end{pmatrix} + \begin{pmatrix} c_{0,0} & \cdots & c_{15,0} \\ \vdots & \ddots & \vdots \\ c_{0,15} & \cdots & c_{15,15} \end{pmatrix}$$

#### Scalar Program (C)

```
int a[16];
int b[16];
int c[16];
int i;
for (i=0;i<16;i++) {
    a[i] = b[i]+c[i];
}
```

Solution 2: <u>Unroll</u> to increase ILP and trust <u>Basic Block Vectorization</u>

#### Automatic Basic-Block Vectorization

#### **Unrolled Program**

```
01 int a[16];
02 int b[16];
03 int c[16];
04 a[0] = b[0] + c[0];
05 a[1] = b[1] + c[1];
06 ~ 018 ...
019 a[15] = b[15] + c[15];
```



(Loop Unrolling)

g)

Loop unrolling might be done:

• by hand (very tedious)

by the compiler (automatically)
 Loop unrolling is <u>not mandatory</u>
 but it <u>increases the success</u> of the transformation (by increasing the ILP in the body of the loop).

Automatic Basic Block Vectorization (from the DFG)

<u>Identical</u> operations with <u>no</u> <u>dependency</u> between each other <u>inside a basic block</u> are "vectorized". How to Program for SIMD Instructions ? (4/4)

$$\begin{pmatrix} a_{0,0} & \cdots & a_{15,0} \\ \vdots & \ddots & \vdots \\ a_{0,15} & \cdots & a_{15,15} \end{pmatrix} = \begin{pmatrix} b_{0,0} & \cdots & b_{15,0} \\ \vdots & \ddots & \vdots \\ b_{0,15} & \cdots & b_{15,15} \end{pmatrix} + \begin{pmatrix} c_{0,0} & \cdots & c_{15,0} \\ \vdots & \ddots & \vdots \\ c_{0,15} & \cdots & c_{15,15} \end{pmatrix}$$

#### Scalar Program (C)

```
int a[16];
int b[16];
int c[16];
int i;
for (i=0;i<16;i++) {
    a[i] = b[i]+c[i];
}
```



### Automatic Loop Vectorization



### Conclusion on Programing for Vector Instructions

- Vector instructions
  - SIMD programing model from Flynn's taxonomy
  - <u>Single Instruction Multiple Data</u>
- Easy and cheap way to accelerate programs
  - Example of Haswell architecture: 256 bits vectors, that is, 8 simultaneous operations on 32-bit data (words or floating point)
- Usually generated by the compiler
  - Automatic basic block vectorization
  - Automatic loop vectorization



You thought it was easy huh ???

#### AUTOMATIC VECTORIZATION: ISSUES AND CHALLENGES

## Why we can't always Vectorize

- Vectorization is very powerful
- However, it is not always possible to vectorize
- First situation:
  - The code is vectorizable, but the compiler fails to vectorize it
  - Solution 1: insert vector function calls by hand
  - Solution 2: modify the code

#### • Second situation:

- The algorithm is not vectorizable
- Nothing can be done

#### • Third situation:

The code can be vectorized, but it is slower with vectors

### First Challenge

#### The code should be "<u>Simple</u>"

#### First or Second Situation: the code is sometimes vectorizable if modified

<pre>for (i=0;i&lt;16;i++) {     a[i] = b[i]+c[i]; }</pre>	OK. Example of previous section		
<pre>int function(int M) {    for (i=0;i<m;i++) a[i]="b[i]+c[i];" pre="" {="" }="" }<=""></m;i++)></pre>	<ul> <li>Dangerous.</li> <li>The compiler needs to know the value of M.</li> <li>Some compilers still generate vectors by adding conditions before the loop</li> <li>Can be solved by the compiler with <u>constant</u> <u>propagation</u> and <u>function inlining</u>.</li> </ul>		
<pre>int M; for (i=0;i<cos(m);i++) a[i]="b[i]+c[i];" pre="" {="" }<=""></cos(m);i++)></pre>	Bad. The boundaries of the for loop are complex. Most compilers will fail to vectorize this code.		

#### First Challenge

#### The code should be "<u>Simple</u>"



## Second Challenge

#### The loop should not contain complex operations

#### First Situation: the code is vectorizable if modified

<pre>for (i=0;i&lt;16;i++) {     a[i] = b[i]+c[i];     NON VECTORIZABLE CODE }</pre>	<b>Bad.</b> It contains non-vectorizable code (e.g. function call)
<pre>for (i=0;i&lt;16;i++) {     a[i] = b[i]+c[i]; } for (i=0;i&lt;16;i++) {     NON VECTORIZABLE CODE }</pre>	Solution. Cut the loop in two loops to isolate the non-vectorizable code. This is called <u>loop fission</u> . The compiler usually <u>don't</u> do it automatically.

## Third Challenge

#### The loop should not contain branches (1/2)

#### First or Second Situation: the code is sometimes vectorizable if modified



## Fourth Challenge

#### The loop should not contain branches (2/2)

First or Second Situation: the code is sometimes vectorizable if modified



}

## Fifth Challenge

#### Loop-carried Dependencies

for	(i=1	L;i<1	.6;i+	+)	{
a[	[i] =	= a[i	-1]+	c[i	];
}					

```
for (i=0;i<15;i++) {
    a[i] = a[i+1]+c[i];
}</pre>
```

Bad (second situation)
The calculation depends on the result of a previous loop iteration, therefore we can't vectorize
Dangerous (first situation).
The calculation does not depend on the result of other calculation, but it is similar to such codes.
Many compilers will fail to vectorize this code.

#### More on Next Slides...

## Loop-Carried Dependencies (1/3)

#### **Original Program**

```
for (i=1;i<5;i++) {
    a[i] = a[i-1]+c[i];
}</pre>
```

Correct Result a=[1,3,5,7,9]

#### **Unrolled Program**

#### **Vectorized Program**

a[1:4] = a[0:3]+c[1:4];

**State of the Memory** 

```
a=[1,1,1,1,1], c=[2,2,2,2,2]
a=[1,3,1,1,1]
a=[1,3,5,1,1]
a=[1,3,5,7,1]
a=[1,3,5,7,9]
```

**State of the Memory** 

a=[1,1,1,1,1], c=[2,2,2,2,2] a=[1,3,3,3,3]

The result is wrong !

## Loop-Carried Dependencies (1/3)



## Loop-Carried Dependencies (2/3)

We have a "+" instead of a "-" before

#### **Original Program**

for (i=0;i<4;++) {
 a[i] = a[i+1]+c[i];
}</pre>

Correct Result a=[3,3,3,3,1]

#### **Unrolled Program**

#### **Vectorized Program**

a[0:3] = a[1:4]+c[0:3];

#### **State of the Memory**

**State of the Memory** 

a=[1,1,1,1,1], c=[2,2,2,2,2] a=[3,3,3,3,1]

The result is correct !

## Loop-Carried Dependencies (3/3)

#### The Loop-carried-Dependency Graph (1/2)

- Expresses the <u>data dependencies</u> between iteration of a loop
  - Same kind of dependency as for the data-flow graph: RAW (<u>Read After</u> <u>W</u>rite), WAR (<u>W</u>rite <u>After</u> <u>Read</u>), RAR (<u>Read After</u> <u>Read</u>), WAW (<u>W</u>rite <u>After</u> <u>Read</u>)
  - Similar to the DFG of the unrolled loop
- Example with some loops of the previous slides:



## Loop-Carried Dependencies (3/3)

#### The Loop-carried-Dependency Graph (2/2)



### Conclusion on Vectorization Challenges

- Vectorization is done automatically by the compiler
  - Automatic basic block vectorization
  - Loop vectorization
  - Note: another powerful technique exists: software pipelining
- But sometimes, even though we can vectorize, the compiler fails to vectorize because:
  - The code is too "complex" (the meaning of "complex" depends on the compiler)
  - The code contains non-vectorizable code
  - The code contains branches
- In many situations, the code can be vectorizable by modifying the code by hand
- However, some code is not vectorizable
  - The code contains branches that depends on value calculated inside the loop
  - The code contains WAR loop-carried dependency
- Remains <u>a third situation</u>:
  - The code is vectorizable, but run slower with SIMD instructions
  - See next section...

#### **VECTORS AND MEMORY ACCESSES**

## The Memory Wall: Slide form Prof. Inoue

## 依然として聳え立つ3つの壁

ILPの壁

動作周波数の壁

(消費電力の壁)

メモリの壁

シングル

First Wall: the ILP Wall Programs often don't exhibit high ILP. Can be partially addressed using SIMD

Second Wall: the frequency Wall We can't raise the frequency because it consumes too much power. No solution (see slide 5)

Third Wall: the memory Wall Cores cannot access data as fast as they compute on them. Also happens with SIMD!

## Break the Memory Wall: The Memory Hierarchy (1/2)

- The SIMD computation units do not access the main memory directly
  - Its latency is too high (>100 cycles)
- They operate on a dedicated register file
  - <u>Temporal locality</u>: accelerate neighbor calculations on the same data
  - Example of Intel Haswell: 16 registers of 256 bits each (=4Kb)
- They use the same **data caches** as the scalar computation units
  - <u>Temporal locality</u>: accelerate neighbor calculations on the same data
  - <u>Spatial locality</u>: accelerate neighbor calculations on neighbor data
  - Example of Intel Haswell: 32Kb (Level 1) + 256Kb (Level 2) per core
- Point of view of the ISA
  - Data are <u>explicitly</u> loaded from the main memory to the SIMD register file
  - The cache is not visible to the ISA



## Break the Memory Wall: The Memory Hierarchy (2/2)

Main Memory		The Program			
		II Load A[0:3] to register file SIMD1			
A[0] A[1] A[2] A[3] A	[4] A[5] A[6] A[7]	<b>I2</b> Load A[4:7] to register file SIMD2			
Data Cache		<b>I3</b> Calculate SIMD3 = SIMD1 + SIMD2			
Line1 A[0] A[1] A[2] A[3] A	[4] A[5] A[6] A[7]	<b>I4</b> Calculate SIMD4 = SIMD3 + SIMD2			
Line2					
SIMD Register File	The Operations	We read a whole cache line instead of only			
<b>SIMD1</b> A[0] A[1] A[2] A[3]	I1: memory read	the data (spatial locality of cache)			
<b>SIMD2</b> A[4] A[5] A[6] A[7]	I1: cache read				
<b>SIMD3</b> B[4] B[5] B[6] B[7]	I2: cache read - The second instruction does not need to access the memory (spatial locality of cache				
	13: register file read				
SIMD Computation Unit	<b>I3:</b> calculation	The second calculation does not need to read			
B[0] B[1] B[2] B[3]	14: register file read	the memory or the cache (temporal locality of register file)			
C[0] C[1] C[2] D[3]	I4: calculation	register me)			

## Limitations of the Memory Hierarchy Aligned Accesses (1/3)

- Most SIMD core architectures only allow to read vectors from cache <u>aligned with cache lines</u>
  - The vector should start at the beginning of a cache line
  - Example: Fujitsu SPARC64 XII fx (K Computer)
- Other work with non-aligned data, but slower
  - Read non-aligned data requires many cycles
  - Example: Intel Haswell
- The same limitation exists when data is read from main memory



## Limitations of the Memory Hierarchy Aligned Accesses (1/3)

- Most SIMD core architectures only allow to read vectors from cache align Why hardware engineers Data Cache
  - The vector should start at the beginnin included such limitations ?
  - Example: Fujitsu SPARC64 XII fx (K Computer)
- Other work with non-aligned

#### data, but slower – Read non-aligned data requires

- many cycwould have been:
- Example: Int too expensive to design
- The same limitation hard (impossible) to manufacture data is read fro ... and too easy to program for 🚽 嫌味



**Aligned Access** 

#### Limitations of the Memory Hierarchy Aligned Accesses (2/3) Example 1 We consider a cache line of 128 bits (4 integers) This should be slow int my\_function(){ "a" is in the stack, which is likely int a[32];

```
int i;
  for (i=0; i<32; i++) a[i]++;
}
```

```
int my_function(){
  static int a[32];
  int i:
  for (i=0; i<32; i++) a[i]++;
}
```

not to be aligned

This may be slow "a" is not in the stack, but we don't know if it will be aligned or not (note: e can also declare "a" global)

> This will be fast (loop vectorization) We force alignment with the attribute "aligned" (gcc only, other compilers may use different keywords)

#### Solution: "align" gcc attribute

```
int my_function(){
  static int a[32] __attribute__((aligned(0x1000)));
  int i:
  for (i=0; i<32; i++) a[i]++;
```



## Today's Conclusion

- Compiler can accelerate <u>single-thread performance</u> by raising the <u>ILP</u> of programs
  - <u>Instruction Level Parallelism</u>
- The most efficient method to do so is to use <u>vector operations</u>
  - Also called SIMD instructions (Flynn's taxonomy)
  - Only possible if the target core architecture supports it
- The <u>compiler</u> is able to generate SIMD instructions from normal C code
  - Two techniques today: basic block vectorization and loop vectorization
  - Only if the algorithm allows it
  - Sometimes we need to change to C program so that the compiler can better understand it and generate vectors
- Still, even with SIMD we hit the memory wall
  - We cannot access the memory as fast as we do SIMD calculation
  - Modern architecture use cache and register files
  - But those have many limitations that we need to understand
- Not everything has been said
  - Another automatic vectorization method: loop pipelining
  - Another restriction to automatic vectorization: memory aliasing (you may want to check the keyword "restrict" of C)



Any questions ?

#### THANK YOU VERY MUCH